Fundamental limitations in microelectronics — I. MOS technology by Hoeneisen, B. & Mead, C. A.
Fundamental Limitations in Microelectronics—I.
MOS Technology∗
B. Hoeneisen and C.A. Mead
Abstract—The physical phenomena which will ultimately limit MOS circuit miniaturization are considered.
It is found that the minimum MOS transistor size is determined by gate-oxide breakdown and drain-source
punch-through. Other factors which limit device size are drain-substrate breakdown, drain “corner”
breakdown, and substrate doping fluctuations. However, these limitations are less severe than the oxide
breakdown limitation mentioned above. Power dissipation and metal migration limit the frequency and/or
packing density of fully dynamic and of complementary MOS circuits. In static non-complementary
circuits, power dissipation is the principal limitation of the number of circuit functions per chip. The
channel length of a minimum size MOS transistor is a factor of 10 smaller than that of the smallest
present-day devices. The tolerances required to manufacture such a transistor are compatible with electron
beam-masking techniques. It is thus possible to envision fully dynamic silicon chips with up to 107 − 108
MOS transistors per cm2.
1 Introduction
Development of the planar technology in the late 1950s made integrated circuits possible. The number of
devices per chip has doubled every year since the first planar transistors were manufactured in 1958, as
shown in Fig. 11.
Although the chip area has increased by a factor of ≈20 in the last decade, the exponential growth in
the number of devices per chip has largely been due to the steady decrease in size of individual devices.
In spite of the increasing circuit complexity, the yields have remained approximately unchanged due to
improvements in the technology. Although it is expected that this trend will continue in the near future,
planar technology will soon reach rather fundamental limitations, and the number of devices per unit area
must level off. The limit we shall determine for fully dynamic MOS circuits is presented in Fig. 1. The
uncertainty in chip size contributes to the uncertainty indicated in the figure. Notice that the maximum
number of transistors per chip is approximately three orders of magnitude larger than present-day circuits.
At the current rate of growth, such a limit would be reached within a decade.
The design rules for present-day MOS circuits involve limitations of several types. Spacing between
the drain and source regions is typically limited by punch-through, a condition where the depletion
regions of the two junctions overlap. Other spacings are set primarily by the tolerances in alignment
of successive masks. Even with present-day techniques, tolerances are improving steadily. As electron
beam pattern-generation techniques become more generally available, mask alignment to a much higher
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Figure 1: History of integrated circuit complexity. Line corresponds to a twofold increase in the number
of components per chip per year. This figure was provided by Gordon E. Moore.
precision may be envisioned. With these important developments approaching, it is important to identify
clearly the fundamental limitations which will ultimately limit MOS circuit miniaturization.
It must be stressed that we do not determine the ultimate limits in microelectronics, but only the ultimate
limits of MOS field-effect transistor circuits as we know them today. Only planar transistors with silicon
substrate and silicon dioxide dielectric are considered. The limits we determine can be approached as
tolerances and yields improve.
2 Principal Limitations of MOS-Integrated Circuits
The maximum number of circuit functions per unit area is determined either by power-dissipation density
or by the area occupied by transistors, interconnections, and passive devices (if any). For given circuit
capacitances and frequency of operation, a lower supply voltage implies lower currents, lower power
dissipation, and lower interconnection area per transistor. Making the devices smaller not only reduces
the area occupied by these devices, but also reduces the circuit capacitances. For a given frequency of
operation and supply voltage, lower circuit capacitances imply lower currents, lower power dissipation,
and lower interconnection area per transistor. In addition, lower voltage devices can be made smaller.
Thus, we conclude that to maximize the packing density, it is necessary to minimize the supply voltages
and the size of individual devices.
The supply voltage has a lower bound which is determined by reproducibility of the gate turn-on voltage, the
minimum oxide thickness, which can be reliably manufactured, and by noise-margin considerations.
The area occupied by a present-day MOS transistor can be reduced by decreasing its channel width and
length. The channel length reduction has a limit, however, since when the drain and source depletion
regions overlap, punch-through occurs. Further miniaturization is possible if the depletion widths are
2
reduced by reducing the circuit supply voltage, and increasing the substrate doping concentration. As the
substrate doping concentration is increased, the gate-oxide electric field required to invert the substrate
also increases. Thus, the maximum allowable oxide field sets an upper limit to the substrate doping
concentration. This concentration, together with the junction built-in voltage, determines the minimum
depletion region thickness of an operable device, which in turn determines the minimum device size.
Other size limitations are considered in detail, although it is shown that they are not as stringent as
the oxide-field limitation mentioned above. These limitations include drain-substrate breakdown, drain
“corner” breakdown, and substrate doping fluctuations.
It will be shown that for static non-complementary circuits, the maximum number of circuit functions
per chip is determined by power dissipation, except for circuits such as read-only memories, in which
a small fraction of the devices dissipate power at any given time. The maximum packing density of
fully dynamic or complementary MOS circuits is determined by the area occupied by transistors and
interconnections.
Since a positive voltage is normally applied to the gate of an n-channel device, the silicon-silicon dioxide
interface charge Qss, which is positive, does not have a tendency to increase with time [1]. As a result, the
flat-band voltage of an n-channel MOSFET is inherently more stable than that of a p-channel device.2
This is an important advantage, in view of the high-oxide fields and low-threshold voltages of minimum-size
devices.
We will now consider the ultimate limitations of planar MOS transistors. More stringent limitations
encountered in actual circuits are examined in the following section. The substrate doping concentration
has an upper limit of ≈ 2 · 1019cm−3 determined by field emission in the drain and source junctions. At
higher doping concentrations, the junction characteristic approaches that of a tunnel diode and isolation
between the substrate and the drain and source regions is lost. Oxide “breakdown” limits the substrate
doping concentration to ≈ 1.3 · 1019cm−3. At higher concentrations, the maximum electric field which
can be applied to the gate oxide, (≈ 6 · 106 V/cm2), does not invert the substrate. The junction built-in
voltage produces a depletion thickness of 0.01 µm into a substrate with 1.3 · 1019 dopant atoms per cm3.
The channel length cannot be made smaller than approximately two depletion regions thicknesses, or
≈ 0.02 µm. Otherwise, the two junctions would be in punch-through, even with no applied bias.
The gate-oxide thickness has a lower limit of ≈ 50A˚ determined by tunneling through the silicon dioxide
energy gap. The isolation between gate and substrate is reduced for thinner oxides, since the oxide
conductance per unit area increases exponentially with decreasing thickness [2].
Since high-operating voltages preclude high-packing density, it is important to determine how low an
operating voltage may practically be achieved. Ultimately, this voltage will depend upon the stability
and reproducibility of the gate turn-on voltage VGT (given by Eq. 4 of the Appendix). For an n-channel
silicon-gate device, the constant additive term |VFB + 2φ| can be made as low as 0.1 to 0.3V depending on
the silicon-silicon dioxide interface charge density Qss, the oxide thickness x0, and the substrate doping
concentration CB. VFB is the flat-band voltage, and 2φ is the substrate band bending at onset of strong
inversion. Consider the source connected to the substrate, that is VS = 0. As long as the last term in
Eq. 4 is much larger than |VFB + 2φ|, the gate turn-on voltage is proportional to x0
√
CB. Thus, for a
given relative manufacturing tolerance of x0 and CB, the relative tolerance of VGT is independent of VGT ,
i.e., as VGT is made smaller, its absolute controllability increases provided VGT ≥ |VFB + 2φ|. Therefore,
gate turn-on voltages as low as ≈ |VFB + 2φ|, i.e., a few tenths of a volt, can be achieved. For proper
circuit operation, the supply voltage should not be made much smaller than approximately 2VGT .
2It is assumed that normal processing precautions have been used to eliminate alkali ions in the oxide.
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3 Minimum Size MOS Transistor
In this section, we determine the approximate minimum size of MOS transistors as a function of the drain
voltage VDD. The results are approximate because they depend on a number of assumptions such as
circuit configuration, gate turn-on voltages, maximum gate-oxide field, and flat-band voltage, but should
be within a factor of 2 of the actual limiting geometry. The circuit considered is an inverter as shown
in Fig. 5. The source of the driver transistor 1 is connected to zero potential. The drain of the pull-up
transistor 2 is connected to VDD, while its gate is connected to VGG. All voltages are referred to the




and that of transistor 2 to be VGT2 =
3
2
VDD when V0 = VDD. This situation is a particular case of the
more general problem considered in Fig. 5. We shall assume that the gate flat-band voltage VFB is equal
to −1V . This is approximately the flat-band voltage of an n-channel MOSFET with an n+ silicon gate, if
the silicon-silicon dioxide interface charge Qss is made negligible (≤ 1011 electronic charges per cm2 for
the thin-gate oxides considered an easily achievable value).
M. Lentzlinger and E.H. Snow [2] have studied the conduction mechanism of SiO2 in detail. They conclude
that conduction is contact rather than bulk-limited, and is due to electrons tunneling from the metal or
silicon contact, through part of the SiO2 energy gap, into the SiO2 conduction band. Thus, the current
density for a given electric field is independent of oxide thickness x0 provided that x0 is large enough. For
an n-channel MOSFET with an Al or n+ silicon gate, the oxide current density is [2] ≈ 10−10A/cm2 for
an oxide electric field of ±6 · 106 V/cm, provided that x0 ≥ 50A˚. Since the current density raises rapidly
with electric field and destructive breakdown [3] of the gate oxide occurs at an electric field somewhat
higher than 6 · 106 V/cm, it is clear that practical devices must operate with gate-oxide fields substantially
lower than this value. For the present work, we shall arbitrarily choose the maximum allowable oxide
electric field in a practical device to be Fox = 3 · 106 V/cm.
The minimum size of a MOS transistor, for a given drain voltage and substrate doping concentration,
will now be determined. The device geometry considered is shown in Fig. 2. We shall take the minimum
channel length, limited by drain-source punch-through, to be twice the drain depletion region thickness at
the maximum drain voltage. Then punch-through occurs at a voltage somewhat higher than the maximum
drain voltage. Neglecting junction curvature,3 the drain depletion region thickness is
W =
√(




where ϕ is the junction built-in voltage. The minimum channel length 2r, limited by drain-source
punch-through, is obtained by setting r ≈ W .
Let us consider the gate-oxide field limitation. The oxide field is a maximum near the edge of the source
of the pull-up transistor 2 when V0 = OV (see Fig. 5). The minimum gate-oxide thickness of the pull-up
transistor 2 is obtained from Eq. 5. The maximum substrate doping concentration is obtained from Eq. 6
or from Fig. 5. The minimum channel length is obtained from Eq. 1. The results are presented in Fig. 2,
curve A2. It is assumed that gate-oxide growth is a critical manufacturing step, so that it is desirable
to have both transistors 1 and 2 with the same oxide thickness x0. (Conversely, the substrate doping
concentration of transistor 1 could have been chosen equal to that of transistor 2. The oxide thicknesses of
the transistors would then be different.) For a given oxide thickness, the substrate doping concentration
of transistor 1 can be obtained from Eq. 4, and the required gate turn-on voltage (VGT1 = 0.5 VDD). With
3This is a reasonable approximation, since for the geometry considered, the depletion region thickness is never greater
than the junction radius of curvature.
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Figure 2: Minimum channel length 2r of a MOS transistor, determined by oxide field (curves A1 and
A2), drain-substrate breakdown (curve B), or drain “corner” breakdown (curve C), as a function of the
drain voltage VDD. Curve A1 corresponds to the driver transistor, and A2 to the pull-up transistor of an
inverter. The oxide thickness and substrate doping concentration of a minimum-size pull-up transistor are
shown along curve A2.
this doping concentration, the minimum channel length of transistor 1 is obtained from Eq. 1. The results
are presented in Fig. 2, curve A1. Since both transistors have different substrate doping concentrations,
it is necessary to start with a wafer appropriate for the substrate of transistor 2, and then increase the
doping concentration in the channel region of transistor 1 by ion implantation, for example.
For a given drain voltage, drain-substrate “breakdown” sets an upper limit to the substrate doping
concentration, as shown in Fig. 6. With this voltage and doping concentration, the minimum channel
length 2r is calculated using Eq. 1. The results are presented in Fig. 2, curve B.
Drain “corner” breakdown can be estimated using an expression4 by A.S. Grove et al. [4]:
Fc ≈ 2(VD + ϕ)
W
+





Here, Fc is the “corner” electric field, and W is the drain-depletion region thickness in absence of the
gate. VD and VG are the drain and gate voltages referred to the substrate. VFB is the gate flat-band
voltage referred to the substrate and ox is the SiO2 permittivity. Notice that the “corner” electric field is
4To insure that the “corner” electric field is correct in the two limiting cases W  3x0 and W  3x0, a factor of 2 has
been added to the first term on the right-hand side of Grove’s [4] expression.
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assumed to be simply the arithmetic sum of the drain-junction electric field and the electric field induced
in the silicon surface by the gate. When Fc reaches the critical value FB shown in Fig. 8, drain “corner”
breakdown occurs.
Let us again consider the inverter showing Fig. 5. The driver transistor 1 may have drain “corner”
breakdown when its gate is low (Vi = OV) and its drain is high (V0 = VDD). It is assumed that the gate
oxide thickness x0 is chosen the same for both transistors. Then x0 is obtained, as before, by applying
Eq. 5 to transistor 2. The minimum channel length 2r of transistor 1, limited by drain “corner” breakdown,
is estimated by setting r = W , where W is obtained from Eq. 2 with Fc = FB ≈ 1.5 · 106 V/cm as shown
in Fig. 8. The results are presented in Fig. 2, curve C. The maximum substrate doping concentration
limited by drain “corner” breakdown can be obtained from Eq. 1.
Notice that both the drain-substrate and drain “corner” breakdown limitations are less severe than the
oxide-field limitation. For this reason, the junction radius of curvature can be made somewhat smaller
than half the channel length as indicated in Fig. 2.
A minimum-size transistor with VDD = 0.7V has a gate-oxide thickness of 50A˚ as shown in Fig. 2. Since
thinner oxides cannot be used due to tunneling from gate to substrate, VDD = 0.7V is a lower limit to the
supply voltage of minimum-size transistors. To reduce the supply voltage further, it is necessary to reduce
the substrate doping concentration, and therefore increase the device size.
4 Example
As a specific example, we shall choose VDD = 2V and VGG = 4V. The gate-oxide thickness is calculated
by applying Eq. 5 of the Appendix to transistor 2. The result is x0 = 140A˚ as indicated in Fig. 2, curve
A2. The substrate doping concentration of transistor 2 is obtained from Eq. 4, and the required gate
turn-on voltage (VGT2 = 3V when V0 = 2V). The result is CB2 = 9.2 · 1016cm−3 as indicated in Fig. 5, and
in Fig. 2, curve A2. The substrate doping concentration of transistor 1, CB1 = 2.7 · 1017cm−3, is obtained
from Eq. 4, and the required gate turn-on voltage of transistor 1 (VGT1 = 1V). The maximum electric
field in the gate oxide of transistor 1 is 1.5 · 106 V/cm, which is smaller than Fox.
For the voltages and doping concentrations considered in this example, drain-substrate breakdown and
drain “corner” breakdown do not occur as shown in Fig. 2. From Eq. 1, the drain depletion region
thickness is 0.12 µm for transistor 1, and 0.205 µm for transistor 2. The minimum channel length, limited
by drain-source punch-through is approximately twice the drain depletion thickness, or 0.24 µm for
transistor 1, and 0.41 µm for transistor 2, as shown in Fig. 2, curves A1 and A2. A typical minimum-size
silicon gate MOS transistor is shown in Fig. 3.
Figure 3: Typical silicon gate MOS transistor of minimum size.
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The drain-family and load line of the minimum-size inverter we have just designed, are presented in Fig. 4.
These characteristics have been calculated using a MOSFET model which includes velocity saturation of
the charge carriers [5].
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Fig. 4. Drain family of the driver transistor and load line of the pull up transistor of a 
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of substrate doping fluctuation is to alter the 
devices I-V characteristics, e.g. gate turn on 
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e.g. drain-source punch-through voltage. A chip 
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Figure 4: Drain family of the driver transistor and load line of the pull-up transistor of a minimum-size
static inverter. L1 = Z2 = 0.24 µm, L2 = Z1 = 0.96 µm, CB1 = 2.7 · 1017cm−3, CB2 = 9.2 · 1016cm−3;
x0 = 140A˚, µ = 250 cm
2/V sec and VFB = −1.0 V for both transistors.
5 Doping Fluctuation Limi ation
As the device size is reduced, the number of dopant atoms in a characteristic volume of the device becomes
small enough so that its statistical fluctuations can no longer be neglected. The effect of substrate doping
fluctuation is to alter the device’s I − V characteristics, e.g., gate turn-on voltage, and the device’s
breakdown characteristics, e.g., drain-source punch-through voltage. A chip with 106 devices will be
considered. We shall require that, with an 80-percent certainty, the substrate doping fluctuations do not
alter the gate turn-on voltage or the punch-through voltage of any one of the 106 transistors by more than
≈20 percent. This 20-percent variation corresponds to a substrate doping fluctuation of approximately 40
percent when measured in a volume W 3, W being a characteristic depletion thickness of the device. For
a minimum-size transistor with the geometry indicated in Fig. 2, we have W ≈ r. With an 80-percent
certainty, the doping fluctuation does not exceed 40 percent in any one of the 106 cubes of volume r3, if
these cubes have in the average ≈170 ionized dopant atoms. The smallest size transistor shown in Fig. 2
corresponds to a driver transistor with a gate-oxide thickness of 50 A˚, a substrate doping concentration of
4 · 1017cm−3, and a channel length 2r = 0.15 µm. Such a transistor has ≈170 dopant atoms in a volume
r3 of the substrate. Since this is an extreme case, we conclude that doping fluctuation is an important
device limitation, although less severe than oxide “breakdown.”
6 Power Dissipation Density
In this section, we shall show that for fully dynamic MOSFET circuits, the power dissipation density does
not limit device size or packing density, although it does set an upper limit to the frequency of operation.
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In static MOSFET circuits, power dissipation is the most important limitation of the number of circuit
functions per chip.
First, we shall consider a fully dynamic or complementary inverter in which both transistors are never on
simultaneously. Power dissipation occurs only when charging and discharging the load capacitance. It is
assumed that each inverter output is connected to the input of the following inverter (fan out = 1), so
that the load capacitance C is the sum of the gate and drain capacitance of transistor 1 (see Fig. 5). The
Figure 5: Maximum substrate doping concentration CB of the pull-up transistor of an inverter, as a
function of VDD and VGG, determined by the maximum allowable gate-oxide electric field Fox.





where f is the switching frequency, S the area occupied by an inverter, and 1
2
CV 2DD is the energy dissipated
while charging or discharging the load capacitance C. It has been assumed that the clock driver is
off the chip. The power dissipation required to gate the pull-up transistor 2 on and off has not been
taken into account, since it is dissipated off the chip. The power-dissipation density at 10MHz of several
densely-packed minimum-size dynamic inverters is presented in Table 1.
In static inverters, the gate voltage VGG is constant so that the pull-up transistor is always on. Thus, in
addition to the power dissipation associated with charging and discharging the load capacitance, there is
power dissipation due to current flowing through both transistors when they are simultaneously on. The
drain characteristics of transistor 1, and the load line of a particular static inverter are shown in Fig. 4.
From characteristics such as these, the power dissipation density of several densely-packed minimum-size
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static inverters have been calculated assuming 50-percent duty cycle. The results are also presented in
Table 1.
6.1 Table 1
The power dissipation density of densely-packed minimum-size static inverters is seen to be very large.
Thus, power dissipation is the principal limitation of the number of circuit functions per chip, except in
circuits such as read-only memories, in which only a small fraction of the devices dissipate power at any
given time.
The reason for this high-power dissipation density is that for a minimum-size static inverter, the current
through the pull-up transistor is higher than necessary. If the current through the pull-up transistor could
be reduced until the charging time constant of the load capacitance were, say, 1/10 of one cycle, the
current through the pull-up transistor would be 10 · CVDD · f when V0 = 0 V, and the power dissipation
density would be P ≈ 6(CV 2DD
S
)f . In this case, as with a fully-dynamic MOSFET circuit, power dissipation
would only limit the operating frequency. The use of a MOS pull-up transistor with the required current
results in a channel length which is too long for the efficient use of area. This problem could be avoided if
the pull-up transistors are replaced by high ohm per square resistors. However, 10 MΩ resistors would
typically be required.
7 Metal Migration Limitation
When a high-current density flows through a metallic conductor, migration of the metallic atoms occurs [6].
This phenomenon is an important reliability consideration in integrated circuit design. Divergence of the
metallic migration current produces thinning of the conductor, which ultimately leads to catastrophic strip
burn out. Thus the instantaneous current density in aluminum conductors of integrated circuits should be
kept substantially lower than 106A/cm2 [6]. This limitation is similar in nature to the power-dissipation
limitation; it does not limit the minimum-device size, but rather limits the operating frequency and/or
the number of circuit functions per chip.
In fully dynamic or in complementary MOS circuits, only capacitive currents flow, i.e., currents which
either charge or discharge the circuit capacitances. Thus, for a given circuit configuration, the maximum
allowable current density in the metallic conductors determines the maximum charging rate of the circuit
capacitances and therefore the maximum operating frequency.
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Consider a chip with 106 fully dynamic minimum-size inverters with VDD = 2V and VGG switched between
0 and 4V. We shall assume that an aluminum line of width and thickness equal to 2r (i.e., 0.41 µm) is
connected to VGG of 10
3 inverters. The gate capacitance of the 103 transistors is ≈ 0.42 pF. With a
maximum allowable instantaneous current density in the metal line of 105A/cm2, and a rise time equal to,
say, 1/10 of a cycle, the maximum frequency of this particular circuit, limited by metal migration, would
be 10 MHz.
8 Conclusion
The maximum packing density of planar-integrated circuits is obtained by minimizing the supply voltages
and the area occupied by the devices. The principal physical limitations of MOS transistors which determine
the minimum-device size for given supply voltages are oxide breakdown, drain-substrate breakdown, drain
“corner” breakdown, and substrate doping fluctuations. These four limitations determine minimum-device
sizes of the same general order of magnitude, oxide breakdown being the most severe limitation. In static
non-complementary MOS circuits, the number of devices per chip is limited by power dissipation, except
for circuits such as read-only memories in which only a small fraction of the devices dissipate power at any
given time. The maximum-packing density of fully dynamic or complementary MOS circuits is determined
by the area occupied by the transistors and interconnections. Both power dissipation and metal migration
limit the frequency of operation of fully dynamic or of complementary circuits.
The minimum channel length of a 2 V transistor is ≈ 0.4 µm. This length is a factor of 10 smaller than
the channel of the smallest present-day devices. The mask alignment tolerances required to manufacture
such a device are within the capabilities of electron beam pattern-generation techniques. Thus, we can
envision fully dynamic or complementary integrated silicon chips with up to ≈ 3 · 107 MOS transistors per
cm2, operating in the 10 to 30 MHz range, as shown in Fig. 1.
The maximum packing density of read-only memories is determined by the area occupied by the devices
and interconnections. For example, a read-only memory with a supply voltage of 1.2 V and with channel
width-to-length ratios of 3/1 and 1/3 for the driver and pull-up transistors respectively, can have up to
≈ 1 · 108 transistors per cm2 operating at a frequency of ≈ 0.5 MHz. Increasing the width-to-length ratios
of the devices reduces the packing density and increases the maximum frequency by the same factor.
Present-day MOS charge-coupled shift registers occupy approximately 1/4 the area of MOS transistor
shift registers (Fig. 7) due to the elimination of the supply lines and the source and drain diffusion regions.
Charge-coupled devices (CCDs) have gate-oxide field and punch-through limitations similar to those of
ordinary MOS transistors. We can therefore expect the maximum packing density of CCD shift registers
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9 Appendix 1: Maximum Substrate Doping Concentration
Circuit design considerations frequently require that the gate turn-on voltage have a specified value VGT
at a specified source voltage VS. This requirement, and the maximum allowable gate-oxide field Fox set an
upper limit to the substrate doping concentration.
The gate turn-on voltage is




[2qCB(VS + 2φ)]. (4)
φ is the energy difference in eV between the Fermi level and the intrinsic Fermi level in the bulk of the
substrate.
The minimum oxide thickness is
X0 min =
(VG max − VFB)− (VS min + 2φ)
Fox
(5)
Here, VG max − VS min is the maximum gate-source voltage. The maximum substrate doping concentration
is determined from Eqs. 4 and 5 by setting X0 = X0 min. The result is
CB max =
[
VGT − VFB − VS − 2φ











VDD and VGT2 = VGG − 12VDD when V0 = VDD. Here, VGT1 and VGT2 are the gate turn-on
voltages of transistors 1 and 2, respectively (see Fig. 5). The maximum substrate doping concentration




VDD − VFB − 2φ










VGG − 32VDD − VFB − 2φ







Eq. 8, which is a more severe limitation than Eq. 7, is plotted in Fig. 5 for the case VFB = −1 V and
Fox = 3× 106 V/cm.
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10 Appendix 2: Reverse Breakdown of Low-Voltage Silicon
Junction Diodes
Several authors [8–11] have measured the reverse “breakdown” voltage of one-sided silicon step junctions.
Their results are presented in Fig. 6. The “breakdown” voltage VB is defined as the applied voltage at
a specified reverse current density. H. Weinerth [8] has shown that field emission is the main reverse
conduction mechanism of low-voltage diodes (VB ≤ 3V); whereas, high-voltage diodes (VB ≥ 8V)
are limited by avalanche breakdown. The reverse characteristics of diodes in the intermediate range
(3 V ≤ VB ≤ 8 V) can be explained [8] by avalanche multiplication of the field-emission current.
Figure 6: Reverse “breakdown” voltage VB of one-sided silicon step-junction diodes as a function of
doping concentration CB. “Breakdown” is defined to occur when the reverse current density reaches the
indicated value. Experimental data by several authors are shown [8–11]. For the date of Weinerth [8] and
Chynoweth et al. [9], doping concentration was obtained from the resistivity using a curve by J.C. Irvin
[13]. The field-emission curves are theoretical (see text). These curves can only be used to the left of
the arrows, since at higher voltages avalanche multiplication is important. The experimental avalanche
breakdown curve by S.L. Miller [10] is also shown.
A reverse-biased n+p junction is shown in Fig. 7. Electrons can tunnel through the energy gap from the p
to the n+ side as shown in the figure. This field-emission current is equal to the product of the number of
electrons per unit time attempting to cross the energy barrier, and their probability P of getting across.
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P is given approximately by the expression:
P = e−2kx (9)











is the tunneling distance as shown in in Fig. 7.
Figure 7: Energy band diagram of a reverse-biased n+ − p diode. The arrow shows the electron tunneling
path.
Eg and y are expressed in eV. q is the electronic charge,  the permittivity of silicon, and CB the
substrate-doping concentration. The simplest reasonable approximation is to assume that the number of
electrons attempting to cross the energy barrier per unit time is proportional to the energy range dy, so





The average wave vector k was calculated from the tunnel-diode data of R.A. Logan et al. [12] and from
data on the resistance of reverse-biased zener diodes taken by H. Weinerth [8]. Both calculations give
k ≈ 1
10
A˚−1. The proportionality factor A was chosen to fit the experimental data by H. Weinerth (shown
in Fig. 6) at VB = 3 V.
The “breakdown” voltage given by Eq. 11 is plotted in Fig. 6 for several current densities. Also is shown
the experimental avalanche breakdown curve by S.L. Miller [10]. The maximum electric field in the
junction at “breakdown” was calculated from the data presented in Fig. 6, using the standard expressions
for one-sided step-junctions. The results are plotted in Fig. 8.
The theoretical field-emission curve fits the experiment quite well. H. Weinerth [8] calculated the field-
emission current of intermediate-voltage diodes (3 V ≤ VB ≤ 8 V), assuming that the reverse current is
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Figure 8: Maximum electric field FB in a one-sided silicon step junction at “breakdown,” as a function of
doping concentration CB. This electric field is calculated from the data of Fig. 6.
given by avalanche multiplication of the field-emission current. These results (which are not shown) also
fit the theoretical field-emission curve quite well.
The “breakdown” voltage is reduced if the junction has curvature. The avalanche breakdown voltage as a
function of curvature and substrate doping concentration has been calculated by S.M. Sze and G. Gibbons
[14].
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